View AD856506_4139064.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

16 V Rail-to-Rail Operational Amplifiers AD8565/AD8566/AD8567
FEATURES
Single-supply operation: 4.5 V to 16 V Input capability beyond the rails Rail-to-rail output swing Continuous output current: 35 mA Peak output current: 250 mA Offset voltage: 10 mV Slew rate: 6 V/s Unity gain stable with large capacitive loads Supply current: 700 A per amplifier
PIN CONFIGURATIONS
OUT 1 V+ 2
AD8565
5 V-
TOP VIEW (Not to Scale)
Figure 1. 5-Lead SC70 Pin Configuration
OUT A 1 -IN A 2
AD8566
8 V+ 7 OUT B 6 -IN B
01909-002
APPLICATIONS
LCD reference drivers Portable electronics Communications equipment
+IN A 3 V- 4
TOP VIEW (Not to Scale)
5 +IN B
Figure 2. 8-Lead MSOP Pin Configuration
GENERAL DESCRIPTION
The AD8565, AD8566, and AD8567 are low cost, single-supply, rail-to-rail input and output operational amplifiers optimized for LCD monitor applications. They are built on an advanced high voltage CBCMOS process. The AD8565 contains a single amplifier, the AD8566 has two amplifiers, and the AD8567 has four amplifiers. These LCD op amps have high slew rates, 35 mA continuous output drive, 250 mA peak output drive, and a high capacitive load drive capability. They have a wide supply range and offset voltages below 10 mV. The AD8565, AD8566, and AD8567 are ideal for LCD grayscale reference buffer and VCOM applications. The AD8565, AD8566, and AD8567 are specified over the -40C to +85C temperature range. The AD8565 single is available in a 5-lead SC70 package. The AD8566 dual is available in an 8-lead MSOP package. The AD8567 quad is available in a 14-lead TSSOP package and a 16-lead LFCSP package.
OUT A 1 14 OUT D 13 -IN D 12 +IN D
-IN A 2 +IN A 3
AD8567
V+ 4 +IN B 5 -IN B 6 TOP VIEW (Not to Scale) 11 V- 10 +IN C 9 -IN C 8 OUT C
01909-003
OUT B 7
Figure 3. 14-Lead TSSOP Pin Configuration
OUT A OUT D
NC
16
15
14
NC
13 12
-IN A +IN A V+ +IN B
1 2 3 4 5 6 7 8
-IN D +IN D V- +IN C
AD8567
TOP VIEW (Not to Scale) 10
9
11
OUT B
OUT C
-IN B
-IN C
01909-001
+IN 3
4 -IN
NC = NO CONNECT
Figure 4. 16-Lead LFCSP Pin Configuration
Rev. D
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 (c)2006 Analog Devices, Inc. All rights reserved.
01909-004
AD8565/AD8566/AD8567 TABLE OF CONTENTS
Features .............................................................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Pin Configurations ........................................................................... 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Electrical Characteristics............................................................. 3 Absolute Maximum Ratings............................................................ 4 ESD Caution.................................................................................. 4 Typical Performance Characteristics ............................................. 5 Theory of Operation ........................................................................ 9 Input Overvoltage Protection ......................................................9 Output Phase Reversal............................................................... 10 Power Dissipation....................................................................... 10 Thermal Pad--AD8567............................................................. 10 Total Harmonic Distortion + Noise (THD+N)...................... 11 Short-Circuit Output Conditions............................................. 11 LCD Panel Applications ............................................................ 11 Outline Dimensions ....................................................................... 12 Ordering Guide .......................................................................... 13
REVISION HISTORY
2/06--Rev C to Rev. D Updated Format..................................................................Universal Changes to Figure 6 and Figure 8................................................... 5 Added the Thermal Pad--AD8567 Section................................ 10 Changes to Ordering Guide .......................................................... 13 3/04--Rev B to Rev. C Changes to Specifications ................................................................ 2 Changes to TPC 4 ............................................................................. 4 Changes to TPC 10........................................................................... 5 Changes to TPC 14........................................................................... 6 Changes to TPC 20........................................................................... 7 12/03--Rev. A to Rev. B Updated Ordering Guide................................................................. 3 Updated Outline Dimensions ....................................................... 11 10/01--Rev. 0 to Rev. A Edit to 16-Lead CSP and 5-Lead SC70 Pin Configuration ......... 1 Edit to Ordering Guide.................................................................... 3 7/01--Revision 0: Initial Version
Rev. D | Page 2 of 16
AD8565/AD8566/AD8567 SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
4.5 V VS 16 V, VCM = VS/2, TA = 25C, unless otherwise noted. Table 1.
Parameter INPUT CHARACTERISTICS Offset Voltage Offset Voltage Drift Input Bias Current Input Offset Current Input Voltage Range Common-Mode Rejection Ratio Large Signal Voltage Gain Input Impedance Input Capacitance OUTPUT CHARACTERISTICS Output Voltage High Symbol VOS VOS/T IB IOS -40C TA +85C Common-mode input VCM = 0 to VS, -40C TA +85C RL = 10 k, VO = 0.5 V to (VS - 0.5 V) -0.5 54 3 Conditions Min Typ 2 5 80 1 Max 10 600 800 80 130 VS + 0.5 Unit mV V/C nA nA nA nA V dB V/mV k pF V V V V V mV mV mV mV mV mA mA V dB A mA V/s MHz Degrees dB nV/Hz nV/Hz pA/Hz
-40C TA +85C -40C TA +85C
CMRR AVO ZIN CIN VOH
95 10 400 1 VS - 0.005 15.95 4.38 5 42 95 35 250
Output Voltage Low
VOL
IL = 100 A VS = 16 V, IL = 5 mA -40C TA +85C VS = 4.5 V, IL = 5 mA -40C TA +85C IL = 100 A VS = 16 V, IL = 5 mA -40C TA +85C VS = 4.5 V, IL = 5 mA -40C TA +85C VS = 16 V
15.85 15.75 4.2 4.1
150 250 300 400
Continuous Output Current Peak Output Current POWER SUPPLY Supply Voltage Power Supply Rejection Ratio Supply Current/Amplifier DYNAMIC PERFORMANCE Slew Rate Gain Bandwidth Product Phase Margin Channel Separation NOISE PERFORMANCE Voltage Noise Density Current Noise Density
IOUT IPK VS PSRR ISY
VS = 4 V to 17 V, -40C TA +85C VO = VS/2, no load -40C TA +85C RL = 10 k, CL = 200 pF RL = 10 k, CL = 10 pF RL = 10 k, CL = 10 pF
4.5 70
16 90 700 850 1
SR GBP Oo
4
6 5 65 75 26 25 0.8
en en in
f = 1 kHz f = 10 kHz f = 10 kHz
Rev. D | Page 3 of 16
AD8565/AD8566/AD8567 ABSOLUTE MAXIMUM RATINGS
Table 2.
Parameter Supply Voltage (VS) Input Voltage Differential Input Voltage Storage Temperature Range Operating Temperature Range Junction Temperature Range Lead Temperature (Soldering, 60 sec) Ratings 18 V -0.5 V to VS + 0.5 V VS -65C to +150C -40C to +85C -65C to +150C 300C
Table 3.
Package Type 5-Lead SC70 (KS-5) 8-Lead MSOP (RM-8) 14-Lead TSSOP (RU-14) 16-Lead LFCSP (CP-16-4)
1
JA 1 376 210 180 38 2
JC 126 45 35 302
Unit C/W C/W C/W C/W
2
JA is specified for worst-case conditions, that is, JA is specified for a device soldered onto a circuit board for surface-mount packages. DAP is soldered down to PCB.
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
Rev. D | Page 4 of 16
AD8565/AD8566/AD8567 TYPICAL PERFORMANCE CHARACTERISTICS
0
1000
VCM = VS/2
INPUT OFFSET VOLTAGE (mV)
-0.25
VOLTAGE NOISE DENSITY (nV/Hz)
4.5V VS 16V TA = 25C
-0.50
100
VS = 16V
-0.75
VS = 4.5V
-1.00
10
-1.25
01909-005
-40
25 TEMPERATURE (C)
85
100 FREQUENCY (Hz)
1k
10k
Figure 5. Input Offset Voltage vs. Temperature
Figure 8. Voltage Noise Density vs. Frequency
10
4.5V VS 16V TA = 25C
1.0
SUPPLY CURRENT/AMPLIFIER (mA)
CURRENT NOISE DENSITY (pA/Hz)
0.8
VO = VS/2 AV = +1 TA = 25C
0.6
1
0.4
0.2
01909-006
100 1k FREQUENCY (Hz)
10k
0
2
4
6 8 10 12 SUPPLY VOLTAGE (V)
14
16
18
Figure 6. Current Noise Density vs. Frequency
Figure 9. Supply Current/Amplifier vs. Supply Voltage
SUPPLY CURRENT/AMPLIFIER (mA)
VS = 16V RL = 10k CL = 100pF AV = +1 TA = 25C
0.80
VCM = VS/2
0.75
VS = 16V
TIME (50mV/DIV)
0.70
0.65
0.60
VS = 4.5V
0.55
01909-007
FREQUENCY (1s/DIV)
-40
25 TEMPERATURE (C)
85
Figure 7. Small Signal Transient Response
Figure 10. Supply Current/Amplifier vs. Temperature
Rev. D | Page 5 of 16
01909-010
0.50
01909-009
0.1 10
0
01909-008
-1.50
1 10
AD8565/AD8566/AD8567
100 90 80 70 VS = 16V VIN = 100mV p-p RL = 10k AV = +1 TA = 25C
100 80 60
VS = 16V RL = 10k CL = 40pF TA = 25C
0 45 90 135 180 225 270
-OS
GAIN (dB)
60 50 40 30 20 10
40 20 0
+OS
01909-011
100 LOAD CAPACITANCE (pF)
1k
1k
10k
100k
1M
10M
100M
FREQUENCY (Hz)
Figure 11. Small Signal Overshoot vs. Load Capacitance
Figure 14. Open-Loop Gain and Phase Shift vs. Frequency
18 16
OUTPUT VOLTAGE (mV)
1k
TA = 25C
14
OUTPUT SWING (V p-p)
100
12 10 8 6 4 2 0 10
VS = 4.5V
VS = 16V
10
VS = 16V AV = +1 RL = 10k DISTORTION < 1% TA = 25C
01909-012
1
100
1k
10k 100k FREQUENCY (Hz)
1M
10M
0.01
0.1
1
10
100
LOAD CURRENT (mA)
Figure 12. Closed-Loop Output Swing vs. Frequency
Figure 15. Output Voltage to Supply Rail vs. Load Current
60 50
CLOSED-LOOP GAIN (dB)
40 30 20 10 0
OUTPUT VOLTAGE (mV)
AVCL = -100
4.5V VS 16V RL = 10k CL = 40pF TA = 25C
150 135 120 105 90 75 60 45 30 15
01909-013
ISINK = 5mA
VS = 4.5V
AVCL = -10
AVCL = +1
VS = 16V
10
100
1k
10k 100k FREQUENCY (Hz)
1M
10M
-40
25
85
TEMPERATURE (C)
Figure 13. Closed-Loop Gain vs. Frequency
Figure 16. Output Voltage Swing to Rail vs. Temperature
Rev. D | Page 6 of 16
01909-016
0
01909-015
0.1 0.001
01909-014
0 10
PHASE SHIFT (Degrees)
OVERSHOOT (%)
AD8565/AD8566/AD8567
150
160
ISOURCE = 5mA VS = 4.5V
POWER SUPPLY REJECTION RATIO (dB)
135 120
140 120 100 80 60 40 20 0 -20
VS = 16V TA = 25C
OUTPUT VOLTAGE (mV)
105 90 75 60 45 30 15
01909-017
+PSRR -PSRR
VS = 16V
-40
25
85
1k
10k
100k
1M
10M
TEMPERATURE (C)
FREQUENCY (Hz)
Figure 17. Output Voltage Swing to Rail vs. Temperature
Figure 20. Power Supply Rejection Ratio vs. Frequency
500 450 400
AV = +1 TA = 25C
VS = 16V RL = 10k AV = +1 TA = 25C
VOLTAGE (3V/DIV)
350
IMPEDANCE ()
300 250 200 150 100 50 0 100
VS = 4.5V
1k
10k
100k
1M
10M
01909-018
TIME (40s/DIV)
FREQUENCY (Hz)
Figure 21. No Phase Reversal
Figure 18. Closed-Loop Output Impedance vs. Frequency
1.8k
140 120 100
CMRR (dB)
VS = 16V TA = 25C
QUANTITY (Amplifiers)
1.6k 1.4k 1.2k 1.0k 800 600 400 200
VS = 16V TA = 25C
80 60 40 20 0
10
100
1k
10k
100k
1M
10M
01909-019
-8
-6
-4
-2
0
2
4
6
8
10
FREQUENCY (Hz)
INPUT OFFSET VOLTAGE (mV)
Figure 19. Common-Mode Rejection Ratio (CMRR) vs. Frequency
Figure 22. Input Offset Voltage Distribution
Rev. D | Page 7 of 16
01909-022
0 -10
01909-021
VS = 16V
01909-020
0
-40 100
AD8565/AD8566/AD8567
5 4
INPUT OFFSET CURRENT (nA)
7 6 5 4 3 2 1
3
1 0 -1 -2 -3 -4
VS = 4.5V VS = 16V
BANDWIDTH (MHz)
2
VS = 16V AV = +1 RL = x TA = 25C 0 2 4 6 8 10 12 COMMON-MODE VOLTAGE (V) 14 16
01909-026 01909-027
-40
25
85
TEMPERATURE (C)
01909-023
-5
0
Figure 23. Input Offset Current vs. Temperature
Figure 26. Frequency vs. Common-Mode Voltage (VS = 16 V)
0
6
VCM = VS/2
-50
5
VS = 16V
INPUT BIAS CURRENT (nA)
VS = 5V AV = +1 RL = 10k TA = 25C
BANDWIDTH (MHz)
01909-024
-100 -150
4
VS = 4.5V
-200 -250 -300 -350
3
2
1
0
-40
25
85
0
1
TEMPERATURE (C)
2 3 COMMON-MODE VOLTAGE (V)
4
5
Figure 24. Input Bias Current vs. Temperature
Figure 27. Frequency vs. Common-Mode Voltage (VS = 5 V)
-20 -40 -60
CROSSTALK (dB)
-80 -100 -120 -140 -160 -180
50 100 1k FREQUENCY (Hz) 10k 60k 4.5V 16V
Figure 25. Channel A vs. Channel B Crosstalk
01909-025
Rev. D | Page 8 of 16
AD8565/AD8566/AD8567 THEORY OF OPERATION
The AD856x family is designed to drive large capacitive loads in LCD applications. It has high output current drive, rail-to-rail input/output operation, and is powered from a single 16 V supply. It is also intended for other applications where low distortion and high output current drive are needed. Figure 28 illustrates a simplified equivalent circuit for the AD856x. The rail-to-rail bipolar input stage is composed of two PNP differential pairs, Q4 to Q5 and Q10 to Q11, operating in series with diode protection networks, D1 to D2. Diode network D1 to D2 serves as protection against large transients for Q4 to Q5 to accommodate rail-to-rail input swing. D5 to D6 protect Q10 to Q11 against Zenering. In normal operation, Q10 to Q11 are off and their input stage is buffered from the operational amplifier inputs by Q6 to D3 and Q8 to D4. Operation of the input stage is best understood as a function of applied common-mode voltage: when the inputs of the AD856x are biased midway between the supplies, the differential signal path gain is controlled by resistive loads (via R9, R10) Q4 to Q5. As the input common-mode level is reduced toward the negative supply (VNEG or GND), the input transistor current sources, I1 and I2, are forced into saturation, thereby forcing the Q6 to D3 and Q8 to D4 networks into cutoff. However, Q4 to Q5 remain active, providing input stage gain. Inversely, when commonmode input voltage is increased toward the positive supply, Q4 to Q5 are driven into cutoff, Q3 is driven into saturation, and Q4 becomes active, providing bias to the Q10 to Q11 differential pair. The point at which Q10 to Q11 differential pair becomes active is approximately equal to (VPOS - 1 V).
VPOS
The benefit of this type of input stage is low bias current. The input bias current is the sum of base currents of Q4 to Q5 and Q6 to Q8 over the range from (VNEG + 1 V) to (VPOS - 1 V). Outside of this range, input bias current is dominated by the sum of base currents of Q10 to Q11 for input signals close to VNEG and of Q6 to Q8 (Q10 to Q11) for signals close to VPOS. From this type of design, the input bias current of AD856x not only exhibits different amplitude but also exhibits different polarities. Figure 29 provides the characteristics of the input bias current vs. the common-mode voltage. It is important to keep in mind that the source impedances driving the AD856x inputs are balanced for optimum dc and ac performance.
1000 800 600 VS = 16V TA = 25C
INPUT BIAS CURRENT (nA)
400 200 0 -200 -400 -600 -800 0 2 4 6 8 10 12 INPUT COMMON-MODE VOLTAGE (V) 14 16
01909-029
-1000
Figure 29. AD856x Input Bias Current vs. Common-Mode Voltage
R1 Q3 D1 R3 Q6 V+ D3 Q4 C1 Q4 D2 R4 Q8 Q5
R5 R6
BIAS LINE
To achieve rail-to-rail output performance, the AD856x design uses a complementary common-source (or gmRL) output. This configuration allows output voltages to approach the power supply rails, particularly if the output transistors are allowed to enter the triode region on extremes of signal swing, which are limited by VGS, the transistor sizes, and output load current. In addition, this type of output stage exhibits voltage gain in an open-loop gain configuration. The amount of gain depends on the total load resistance at the output of the AD856x.
V- D4
INPUT OVERVOLTAGE PROTECTION
As with any semiconductor device, whenever the input exceeds either supply voltages, attention needs to be paid to the input overvoltage characteristics. As an overvoltage occurs, the amplifier could be damaged, depending on the voltage level and the magnitude of the fault current. When the input voltage exceeds either supply by more than 0.6 V, internal pn junctions allow current to flow from the input to the supplies.
01909-028
Q10
C2 D5
Q11
I1
D6
I2 FOLDED CASCADE
R9
R10
VNEG
Figure 28. AD856x Equivalent Input Circuit
Rev. D | Page 9 of 16
AD8565/AD8566/AD8567
This input current is not inherently damaging to the device as long as it is limited to 5 mA or less. If a condition exists using the AD856x where the input exceeds the supply more than 0.6 V, an external series resistor should be added. The size of the resistor can be calculated by using the maximum overvoltage divided by 5 mA. This resistance should be placed in series with either input exposed to an overvoltage. The power dissipated by the device can be calculated as PDISS = (VS - VOUT) x ILOAD where: VS is the supply voltage. VOUT is the output voltage. ILOAD is the output load current. Figure 30 shows the maximum power dissipation vs. temperature. To achieve proper operation, use the previous equation to calculate PDISS for a specific package at any given temperature or use Figure 30.
1.25
OUTPUT PHASE REVERSAL
The AD856x family is immune to phase reversal. Although the device's output does not change phase, large currents due to input overvoltage could damage the device. In applications where the possibility of an input voltage exceeding the supply voltage exists, overvoltage protection should be used as described in the Input Overvoltage Protection section.
MAXIMUM POWER DISSIPATION (W)
POWER DISSIPATION
The maximum allowable internal junction temperature of 150C limits the AD856x family's maximum power dissipation of AD856x devices. As the ambient temperature increases, the maximum power dissipated by AD856x devices must decrease linearly to maintain the maximum junction temperature. If this maximum junction temperature is exceeded momentarily, the device still operates properly once the junction temperature is reduced below 150C. If the maximum junction temperature is exceeded for an extended period, overheating could lead to permanent damage of the device. The maximum safe junction temperature, TJMAX, is 150C. Using the following formula, the maximum power that an AD856x device can safely dissipate as a function of temperature can be obtained: PDISS = TJMAX - TA/JA where: PDISS is the AD856x power dissipation. TJMAX is the AD856x maximum allowable junction temperature (150C). TA is the ambient temperature of the circuit. JA is the AD856x package thermal resistance, junction-to-ambient.
14-LEAD SOIC
1.00
0.75
14-LEAD TSSOP 8-LEAD MSOP
0.50
5-LEAD SOT-23
0.25
-15
5 25 45 AMBIENT TEMPERATURE (C)
65
85
Figure 30. Maximum Power Dissipation vs. Temperature for 5-Lead SC70, 8-Lead MSOP, and 14-Lead TSSOP/SOIC Packages
THERMAL PAD--AD8567
The AD8567 LFCSP comes with a thermal pad that is attached to the substrate. This substrate is connected to VDD. To be electrically safe, the thermal pad should be soldered to an area on the board that is electrically isolated or connected to VDD. Attaching the thermal pad to ground adversely affects the performance of the part. Soldering down this thermal pad dramatically improves the heat dissipation of the package. It is necessary to attach vias that connect the soldered thermal pad to another layer on the board. This provides an avenue to dissipate the heat away from the part. Without vias, the heat is isolated directly under the part.
Rev. D | Page 10 of 16
01909-030
0 -35
AD8565/AD8566/AD8567
TOTAL HARMONIC DISTORTION + NOISE (THD+N)
The AD856x family features low total harmonic distortion. Figure 31 shows THD+N vs. frequency. The THD+N for the AD856x over the entire supply range is below 0.008%. When the device is powered from a 16 V supply, the THD+N stays below 0.003%. Figure 31 shows the AD8566 in a unity noninverting configuration.
10
LCD PANEL APPLICATIONS
The AD856x amplifier is designed for LCD panel applications or applications where large capacitive load drive is required. It can instantaneously source/sink greater than 250 mA of current. At unity gain, it can drive 1 F without compensation. This makes the AD856x ideal for LCD VCOM driver applications. To evaluate the performance of the AD856x family, a test circuit was developed to simulate the VCOM driver application for an LCD panel. Figure 32 shows the test circuit. Series capacitors and resistors connected to the output of the op amp represent the load of the LCD panel. The 300 and 3 k feedback resistors are used to improve settling time. This test circuit simulates the worst-case scenario for a VCOM. It drives a represented load that is connected to a signal switched symmetrically around VCOM. Figure 33 shows a scope photo of the instantaneous output peak current capability of the AD856x family.
1
THD+N (%)
0.1
VS = 2.5V VS = 8V
100
1k FREQUENCY (Hz)
10k
30k
01909-031
0.01 20
300 8V
Figure 31. THD+N vs. Frequency
3k 10 4V MEASURE CURRENT 10nF 10
INPUT 0V TO 8V SQUARE WAVE WITH 15.6s PULSE WIDTH 10 10
SHORT-CIRCUIT OUTPUT CONDITIONS
The AD856x family does not have internal short-circuit protection circuitry. As a precautionary measure, it is recommended not to short the output directly to the positive power supply or to ground. It is not recommended to operate the AD856x with more than 35 mA of continuous output current. The output current can be limited by placing a series resistor at the output of the amplifier whose value can be derived using
10 TO 20
Figure 32. VCOM Test Circuit with Supply Voltage at 16 V
100 90
VS RX 35 mA For a 5 V single-supply operation, RX should have a minimum value of 143 .
CH 2 = 100mA/DIV
CH 1 = 5V/DIV
10 0%
TIME (2s/DIV)
Figure 33. Scope Photo of the VCOM Instantaneous Peak Current
Rev. D | Page 11 of 16
01909-033
01909-032
10nF
10nF
10nF
AD8565/AD8566/AD8567 OUTLINE DIMENSIONS
3.20 3.00 2.80
3.20 3.00 2.80 PIN 1
8
5
1
5.15 4.90 4.65
2.20 2.00 1.80 1.35 1.25 1.15 PIN 1
5 1 2 4 3
4
2.40 2.10 1.80
0.65 BSC 0.95 0.85 0.75 0.15 0.00 0.38 0.22 SEATING PLANE 1.10 MAX 8 0 0.80 0.60 0.40
1.00 0.90 0.70
0.65 BSC 1.10 0.80 0.40 0.10 0.46 0.36 0.26
0.23 0.08
COPLANARITY 0.10
0.10 MAX
0.30 0.15
SEATING PLANE
0.22 0.08
0.10 COPLANARITY COMPLIANT TO JEDEC STANDARDS MO-203-AA
COMPLIANT TO JEDEC STANDARDS MO-187-AA
Figure 34. 8-Lead Micro Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters
Figure 35. 5-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-5) Dimensions shown in millimeters
5.10 5.00 4.90
14
8
4.50 4.40 4.30
1 7
6.40 BSC
PIN 1 1.05 1.00 0.80 0.65 BSC 1.20 MAX 0.15 0.05 0.30 0.19
0.20 0.09
SEATING COPLANARITY PLANE 0.10
8 0
0.75 0.60 0.45
COMPLIANT TO JEDEC STANDARDS MO-153-AB-1
Figure 36. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimensions shown in millimeters
Rev. D | Page 12 of 16
AD8565/AD8566/AD8567
4.00 BSC SQ
0.60 MAX 0.60 MAX 0.65 BSC 3.75 BSC SQ 0.75 0.60 0.50
13 12 16 1
PIN 1 INDICATOR 2.25 2.10 SQ 1.95 0.25 MIN 1.95 BSC
PIN 1 INDICATOR
TOP VIEW
(BOTTOM VIEW)
EXPOSED PAD
4 5
9
8
12 MAX 1.00 0.85 0.80
0.80 MAX 0.65 TYP 0.05 MAX 0.02 NOM
SEATING PLANE
0.30 0.23 0.18
0.20 REF
COPLANARITY 0.08
COMPLIANT TO JEDEC STANDARDS MO-220-VGGC
Figure 37. 16-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 4 mm x 4 mm Body, Very Thin Quad (CP-16-4) Dimensions shown in millimeters
ORDERING GUIDE
Model AD8565AKS-R2 AD8565AKS-REEL7 AD8565AKSZ-REEL7 1 AD8566ARM-R2 AD8566ARM-REEL AD8566ARMZ-R21 AD8566ARMZ-REEL1 AD8567ARU AD8567ARU-REEL AD8567ARUZ1 AD8567ARUZ-REEL1 AD8567ACP-R2 AD8567ACP-REEL AD8567ACP-REEL7 AD8567ACPZ-R21 AD8567ACPZ-REEL1 AD8567ACPZ-REEL71
1
Temperature Range -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C
Package Description 5-Lead Thin Shrink Small Outline Transistor Package (SC70) 5-Lead Thin Shrink Small Outline Transistor Package (SC70) 5-Lead Thin Shrink Small Outline Transistor Package (SC70) 8-Lead Micro Small Outline Package (MSOP) 8-Lead Micro Small Outline Package (MSOP) 8-Lead Micro Small Outline Package (MSOP) 8-Lead Micro Small Outline Package (MSOP) 14-Lead Thin Shrink Small Outline Package (TSSOP) 14-Lead Thin Shrink Small Outline Package (TSSOP) 14-Lead Thin Shrink Small Outline Package (TSSOP) 14-Lead Thin Shrink Small Outline Package (TSSOP) 16-Lead Lead Frame Chip Scale Package (LFCSP_VQ) 16-Lead Lead Frame Chip Scale Package (LFCSP_VQ) 16-Lead Lead Frame Chip Scale Package (LFCSP_VQ) 16-Lead Lead Frame Chip Scale Package (LFCSP_VQ) 16-Lead Lead Frame Chip Scale Package (LFCSP_VQ) 16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)
Package Option KS-5 KS-5 KS-5 RM-8 RM-8 RM-8 RM-8 RU-14 RU-14 RU-14 RU-14 CP-16-4 CP-16-4 CP-16-4 CP-16-4 CP-16-4 CP-16-4
Branding ASA ASA A0N ATA ATA ATA# ATA#
Z = Pb-free part, # denotes lead-free product may be top or bottom marked.
Rev. D | Page 13 of 16
AD8565/AD8566/AD8567 NOTES
Rev. D | Page 14 of 16
AD8565/AD8566/AD8567 NOTES
Rev. D | Page 15 of 16
AD8565/AD8566/AD8567 NOTES
(c)2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C01909-0-2/06(D)
Rev. D | Page 16 of 16

▲Up To Search▲

Price & Availability of AD856506

	To Download AD856506 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .